



Case/Docket No. NV30  
Express Mail No.EE405828378

THE HONORABLE COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of:

Inventor: Curtis Priem, Gopal Solanki, and David Kirk

For: Texture Cache for Computer Graphics Accelerator

Enclosed are:

- XXX Two(5) sheet(s) of Formal Drawing(s) including two (6) figures.  
An Assignment of the invention to:  
XXX A Declaration and Power of Attorney.  
XXX A Verified Statement to establish Small Entity Status under 37 CFR 1.9 and 37 CFR 1.27.  
XXX Return addressed stamped postcard.

The Filing Fee has been calculated as shown below:

For:	(Col. 1)	(Col.2)	SMALL ENTITY		OTHER THAN A SMALL ENTITY	
	No. Filed	No. Extra	RATE	FEE	RATE	FEE
Basic Fee:	-	-	-	\$395.00	-	\$790.00
Total Claims:	-18	-0-	x \$11.00	0	x \$22.00	-0-
Indep. Claims:	-3	-0-	x \$41.00	0	x \$82.00	-0-
<input type="checkbox"/> Multiple Dep. Claim(s) Presented			+ \$135.00		+ \$270.00	-0-
* If the difference in (Col. 1) is less than zero, enter "0" in (Col. 2)			Total:	\$3953.00	Total:	\$0.00

XXX A check in the amount of \$395.00 is enclosed to cover the filing fee.

Respectfully submitted,

Date:

April 7, 1998

Stephen L. King  
Stephen L. King, Reg. No. 19,180

30 Sweetbay Road  
Rancho Palos Verdes, California 90275  
(310) 377-5073

Express Mail No.EE405828378

Our Ref: NV30

APPLICATION FOR UNITED STATES LETTERS PATENT

FOR

**TEXTURE CACHE FOR A COMPUTER GRAPHICS ACCELERATOR**

Inventor:

Curtis Priem  
Gopal Solanki  
David Kirk

Prepared by:

Stephen L. King  
30 Sweetbay Road  
Rancho Palos Verdes, CA 90275  
(310) 377-5073

Deposited with the United States Postal Service as Express Mail Post Office to Addressee (Label No. EE405828378) in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on April 7, 1998.

# TEXTURE CACHE FOR A COMPUTER GRAPHICS ACCELERATOR

## BACKGROUND OF THE INVENTION

### Field Of The Invention

5 This invention relates to computer systems, and more particularly, to methods and apparatus for caching data representing the texture of surfaces to be displayed by a computer.

### History Of The Prior Art

10 In three dimensional graphics, surfaces are typically rendered by assembling a plurality of polygons into a desired shape. The polygons are conventionally triangles having vertices which are defined in world space by three dimensional distance coordinates, by color values, and by texture coordinates. The color values define the brightness of each of red/green/blue (r, g, b) colors at each vertex and thus the color at each vertex. The texture coordinates (u, v) define the coordinates of each  
15 vertex on a texture map defined by values stored in memory. Other characteristics such as transparency, fog, spectral colors, and additional textures may also define each vertex in a particular system to provide more sophisticated rendering.

20 It has been the practice that an application program executing on a central processor provides to a graphics accelerator the coordinates and attributes of the vertices of each triangle which is to be included in the shape being assembled for display. The surfaces represented by an assembly of polygons are, as a generality, being viewed in perspective. Typically, the application furnishes the horizontal (x) and vertical (y)

distance coordinates as screen values. If instead the application furnishes the distance coordinates as world space values, then these values should, for proper display, be transformed into screen coordinates by a perspective transformation process. Along with the distance

5 coordinates, the application typically furnishes the color values, the texture coordinates, and other attributes of the vertices as world space values. If the x and y screen coordinates of the vertices are known, the pixels defining a triangle on the screen may be determined. Then, the world space depth values ( $z$ ), the color values, and the texture

10 coordinates may be used to determine the depth value, the color values, and the texture coordinates for each pixel.

In order to provide perspective-correct values for each of the various attributes of a pixel to be displayed, the world space values of these attributes should be transformed into screen values. The vertices of a

15 triangle define a plane in world space so the depth of positions in the triangle vary linearly from one vertex to the other within the triangle in world space. This allows the depth value for each position in the triangle in world space to be determined by a linear interpolation process. If the depth at any position in the triangle can be known, then the depth of

20 each pixel which defines the triangle on the screen may be determined by perspective transformation of the world space depth values.

Similarly, the color values and the texture coordinates for each pixel defining the triangle vary linearly from vertex to vertex in world space; and the same type of linear interpolation process and perspective

25 transformation could be used to find the color values and texture coordinates for each pixel in screen space.

Once the depth value, color values, and texture coordinates for each pixel have been determined, the texture coordinates could be utilized to determine texture values from the related texture map; and these texture values could then be utilized to modify the color values of each pixel in the triangle.

Although, all of this is conceivable, the prior art has not provided hardware to accomplish these processes because of the very large number of steps required and the time necessary to accomplish those steps. Instead, most of the attributes provided by an application program are simply treated as though they are screen coordinates. This provides colors and other attributes which may be somewhat distorted but useable. However, texture patterns are so distorted by such a compromise that they are unusable.

A texture map is a matrix of values which describe a pattern to be applied to the surface of the triangle to vary the colors in accordance with the pattern. Sets of texture coordinates  $u$  and  $v$  each indicate a particular texture value (texel) in a texture map and allow that texel to be accessed. The texture coordinates of the vertices of a triangular surface area thus define the position of the triangle on the texture map so that the texels within the triangle determine the texture applied to each portion of the surface of the triangle. Each individual screen pixel describing the triangle covers some portion of the texture map as the triangle is projected onto the screen.

Screen texture coordinates obtained by the linear interpolation and perspective projection processes are not typically integral values. On the

other hand, indexing into a texture map is accomplished using integral coordinates. Consequently, non-integral coordinates obtained by interpolation and perspective projection must somehow be used to obtain texture values. A simple method of obtaining texture values uses the  
5 closest integral u and v values for each pixel to index into the texture map and then selects the texture value at that intersection. A more accurate method of determining a texture value called bilinear interpolation utilizes the integer portion of the u and v coordinates at the center of each pixel to determine four additional sets of integral  
10 coordinates defining positions on a texture map surrounding the pixel center. The process selects the texels at these four positions and then uses the fractional portion of the texture coordinates at the pixel center to weight the texture values surrounding the index point. The four weighted texture values are combined into a more accurate  
15 representation for modifying the color values of that pixel to reproduce the texture pattern.

Those skilled in the art have recognized that where a pixel covers a very large number of texture values on a texture map, only a small portion of those values will be represented in the final texture value selected to  
20 modify the color of that pixel using the methods described.

Consequently, a more accurate method of texture mapping has been devised which provides texture maps at a plurality of different scales. A proper scale can be chosen so that the pixels defining the individual triangles may be made to cover numbers of texels in the projection of the  
25 texture map in screen space which accurately reproduce the texture value. The process of selecting a texture value for a pixel then includes

an initial step for each particular triangle being rendered in which a texture map is selected having a scale adapted to accurately represent texture values for the pixels of that triangle. This selection may include an additional process of selecting scales above and below a desired scale and interpolating between those scales to reach a final scale.

Although these methods provide progressively more accurate texture values for pixels if the triangle lies in a plane parallel to the screen surface, they are all based on the assumption that the projection of a pixel onto the texture map is square or rectangular in shape. This assumption is incorrect in the greater number of cases when three dimensional shapes are being rendered. In fact, none of these methods is capable of describing with sufficient accuracy the texture values which should be attributed to the pixels when three dimensional shapes are rendered in any significant perspective on a flat screen surface.

Because of this, additional processes are being developed which include methods for determining texture values at a greater plurality of points within a pixel all of which points are positioned with regard to both the shape of the pixel and the shape of the texture map. In such methods, texture values are determined at each of these plurality of points (or at four points surrounding each point of this plurality of points) within a projected pixel and the values blended into a single final texture value.

As may be seen, the process of determining texture values for pixels is very complex and requires very large numbers of texels for many triangles. Whatever process is used to determine accurate texture values, it is first necessary to transfer this very large number of texture

values from memory to the graphics accelerator circuitry so that these texture values may be utilized in the determination of a final texture value for each pixel in the triangle.

Conventionally, the data defining the texture values for each triangle are individually transferred by the central processing unit to the graphics accelerator via the system input/output bus. This requires that the central processing unit gain access to the system bus through the bus control circuitry, send the data for a first texture value, regain control of the bus to send data regarding a second texture value, and so on.

Typically, it takes a great number of bus accesses to send the texture value data for each pixel in a single triangle. As will be appreciated, this is a relatively slow process. To date, the process has been acceptable because graphics accelerators have been too slow to handle the data provided by the central processing unit. However, at least one graphics accelerator has become fast enough to handle more data than the central processing unit is capable of transferring in this manner.

To cut down on bus transit time, many graphics accelerators now utilize very large amounts of local storage on the graphics accelerator and move as many texture maps as possible to that storage. These accelerators then utilize a processor on the graphics accelerator board to access this secondary memory and thereby reduce bus transit time. However, even though these accelerators often provide eight or sixteen megabytes of data storage some part of which may be used for caching textures, this secondary memory must still be accessed in the same manner that main memory is accessed to transfer the texture values to a texture engine where the texture values are manipulated to produce a final texture



value for each pixel. Even this local memory access is significantly slower than desirable.

It is desirable to provide apparatus and a method for more rapidly providing data defining texture values for use by graphics accelerator circuitry.

### Summary Of The Invention

This and other desired results of the present invention are realized by a method and apparatus which includes a graphics accelerator, circuitry responsive to pixel texture coordinates to select texels and generate therefrom a texture value for any pixel the color of which is to be modified by a texture, and a cache to hold texels for use by the circuitry to generate texture value for any pixel.

A particular embodiment of the present invention also includes means for determining the size of each polygon relative to a texture map to be used for the particular polygon and utilizing the result to determine whether to prefill the cache with texture value data or to defer the transfer of texture values to the cache until required for processing.

These and other objects and features of the invention will be better understood by reference to the detailed description which follows taken together with the drawings in which like elements are referred to by like designations throughout the several views.

## Brief Description Of The Drawings

Figure 1 is a block diagram describing a computer utilizing the present invention.

5 Figure 2 is a block diagram of a graphics accelerator which is a part of the computer of Figure 1.

Figure 3 is a diagram illustrating a single polygon positioned in world space and the transformation of that polygon to screen space.

10 Figure 4 is an illustration which relates pixels describing the polygon of Figure 3 on a display screen to the texels of a texture map applied to the polygon in world space.

Figure 5 is an illustration of a two dimensional arrangement of linear data in accordance with the present invention.

Figure 6 is a diagram illustrating an addressing arrangement in accordance with the present invention.

## 15 Detailed Description

20 Figure 1 is a block diagram illustrating a computer system 10 which utilizes the present invention. The system 10 includes a central processing unit (CPU) 11, main memory 12, a system input/output (I/O) bus 13, and various I/O devices 14 and 15. The I/O device 15 is a graphics accelerator circuit designed in accordance with the present invention to speed the transfer of graphics data from memory to the device 15.

Figure 3 illustrates a triangle  $T_w$  in world space and the projection  $T_s$  of that triangle onto a display screen. The triangle  $T_w$  lies in a plane in world space which is not parallel to the plane of the display screen. The plane in world space is defined by the world space coordinates shown at the vertices of the triangle  $T_w$  while the projection  $T_s$  of the triangle onto the screen is defined by the screen coordinates shown at the vertices of the projection  $T_s$ . Conventionally, an application program executing on the central processing unit 11 transfers data to the graphics accelerator circuit 15 defining the x and y dimensions of the three vertices of the individual triangle in screen space and the other attributes (e.g., r, g, b, u, v) in world space.

Figure 2 is a block diagram illustrating in more detail certain elements of the graphics accelerator circuit 15. The graphics accelerator 15 includes a set of registers 16 which receive input values being transferred to the accelerator. As discussed above, from the data describing the vertices of the triangle, the coordinates, color values, depth, and texture coordinates (among other attributes) are derived by the graphics accelerator. This is accomplished by a setup circuit 17 which utilizes the vertex data to derive a number of values which remain constant throughout the triangle being described and uses these constant values to generate screen values of the attributes for each pixel describing the triangle. During the setup process, the setup circuit 17 receives data from the registers 16 describing the three vertices of each triangle which is to be displayed, manipulates that data, and produces outputs for each pixel which are the perspective correct screen values of the distance coordinates, of the color values, of the texture coordinates, and of any other attributes used

to describe the pixels being displayed. The values of most of these attributes are then utilized to vary the color of each pixel describing the polygon.

However, the texture coordinates generated by the setup circuit 17 only  
5 define pixel positions on a texture map. Figure 4 illustrates the positions in which particular texels of a texture map (shown by dotted lines) are projected onto the screen. The manner in which the texels are positioned with respect to the pixels which actually describe the triangle on the screen occurs because the texels define positions on the texture map  
10 which are arranged linearly in world space while the pixels (shown as solid lines) lie in positions which are linear in screen space. The texture coordinates determined by the setup circuit 17 define a position at the center of a pixel on the screen. These coordinates are utilized to derive texture values from the texels for each pixel in the triangles in order to  
15 map the texture to the triangle.

The accelerator circuit 15 includes a texture engine 18 which utilizes the texture coordinates provided by the setup circuit 17 for each pixel to produce texture values for that pixel. The texture engine 18 also receives texels from a texture cache 20 designed in accordance with the present  
20 invention for holding texels transferred from memory. Texels in memory are accessed and provided to the texture cache 20 utilizing a direct memory access engine 19 designed in accordance with one embodiment of the present invention.

Typically, texture mapping is accomplished by a process called bilinear  
25 interpolation. By selecting the integral portion of each texture coordinate

and adding one to each integral portion, four distinct sets of integral texture coordinates are generated which bracket the position of the original texture coordinates at the center of a pixel. These bracketing texture coordinates are used to derive texture values from an

5 appropriately scaled texture map. It will be seen that the bilinear interpolation process typically selects the four closest texels to the pixel center position defined by the original texture coordinates. The values of these texels are weighted using the non-integral portions of the original texture coordinates and blended to produce a final texture value for a

10 pixel. This final texture value is then one of the attributes used to modify the color values of the pixel before the pixel data is placed in the frame buffer for use in displaying an image. More advanced processes evaluate a plurality of positions defined by a plurality of texture coordinates within a pixel to generate a texture value for the pixel.

15 In order to accomplish this complex process, a very large number of texture values must be available to the graphics accelerator. In accordance with the present invention, a graphic driver responding to an application program may set up data structures (preferably in local memory 21) which describe a large portion of memory (system or local) in

20 which particular texture maps may be stored. The kernel driver obtains page tables from the operating system and uses these to provide page table entries in each data structure giving the physical addresses of texture map data in memory (system or local). The kernel driver then provides a reference to allow the direct memory access (DMA) engine 19

25 to access the data structures and find the portion of memory in which the texture maps are stored in response to application commands. The

kernel driver may store the page tables in local memory 21 so that the DMA engine 19 may accomplish virtual-to-physical address translations locally.

5 The DMA engine 19 receives commands from an application program indicating the address of a sequence of texels in memory and uses the data structure information to retrieve the addressed texels to fill the cache 20. In one embodiment of the invention, the texels are stored in cache lines which may be accessed in the cache 20 by the u and v coordinates in a pattern which provides locality in both u and v.

10 Although not a preferred embodiment, it would also be possible for texture data to be furnished to the cache 20 by the CPU 11 under control of the application program.

15 The texture values generated by the particular process utilized by the texture engine 18 are utilized along with the other attribute values to determine the color values to be placed in a pixel lighting pipeline 22 with the dimensional coordinates. The lighting pipeline 22 transfers the pixel values to a rendering engine 23 which uses the dimensional coordinates and the values stored in a frame buffer 24 to render the pixel data to the frame buffer for display.

20 In order to describe the cache, an embodiment in which four texels are used in a bilinear interpolation process to derive a texture value for a particular pixel will be described. However, the invention may be used with processes utilizing many more than four texels to define a final texture value for a pixel. In the embodiment described, four texture  
25 values (texels) must be available at the graphics accelerator 15 during

the setup process in order to determine a texture value for any pixel. Generally, texture values are stored in memory as a part of an array which is an individual texture map. Consequently, it has been typically necessary to transfer at least four texels over the system bus from

5 memory to the graphics accelerator for each pixel processed during the setup routine. With bus access times and other requirements, storage of texture map portions in different pages of memory, and similar problems, the time required for texel transfers is a significant limiting factor in the speed of graphics displays. Alternatively, texture maps are transferred to  
10 local memory and accessed there by the graphics accelerator. Although this eliminates the bus time required for access, it requires a significant amount of local memory and still requires accessing the texels in local memory, a time consuming process.

The present invention overcomes this problem by significantly reducing  
15 the amount of texel data required to be transferred from memory. In order to accomplish this, the present invention utilizes the cache 20 of texel data as a part of the graphics accelerating device 15. The cache 20 stores texels which are transferred to the device 15 for use. As may be seen in Figure 4, each texel often touches a number of different pixel  
20 positions on the output display. Since the generation of pixel texture values typically requires the utilization of four adjacent texels in a texture map to produce a single texture value for each pixel rendered on the output display, many of the texels are used a plurality of times in computing adjacent pixels defining a triangle. Consequently, texel values  
25 stored in the cache 20 may be used and reused in generating texture values for the pixels in any triangle. Moreover, the texels which are

stored in the cache 20 for generating texture value for one triangle are often the same texels used in generating texture values for an adjacent triangle. Consequently, once transferred to and stored in the cache 20, the texels need not be transferred to the cache again unless the cache replacement policy causes them to be overwritten. This significantly reduces data transfer time over the system bus or a local bus from local memory and speeds the graphics rendering process.

The cache 20 is directly available to the texture engine 18 and may be accessed using the u and v texture coordinates. This is accomplished by assigning addresses in the cache 20 to provide the logical arrangement shown in Figure 5. It would be possible to provide a cache which was large enough to hold an entire texture map by simply providing a very large cache. However, the size of such a cache would make it costly to implement and would greatly increase the time required for transmission of texture values since an entire texture map of values would have to be transferred for each triangle using a new texture map, no matter how small a part of the texture map was to be used by the triangle.

The present invention provides a cache having a size estimated to be sufficient to store, in most cases, texels defining the texture over an entire triangle. By reducing the size of the cache, the number of texels being transferred for each new triangle is much less than the number required to transfer an entire texture map. Moreover, texels transferred to the cache are reused thereby reducing the total amount of data transferred. Consequently, the time of transfer is significantly reduced. Furthermore, the cost of such a cache is much less than that required to hold entire texture maps.



One difficulty in providing a cache to hold texture values is that in contrast to the typical one dimensional processor cache utilized to store data and instructions recently utilized, a cache for texture values must be accessed in two dimensions in order to provide rapid operation. That is, a texel is accessed in a texture map by using the u and v coordinates to determine a position in the map in the same way that x and y coordinates determine a position on the screen. The integer portions of any texture coordinate pair defines a position in the plane of the texture map. It is necessary to access four texels surrounding each of whatever number of positions at which values are determined in order to compute the final texture value for a pixel. Consequently, the positional relationship of the texels to one another should be maintained in the cache in order to provide rapid access to the values.

Although the actual texture values are stored in system memory, in local memory, and in the cache in a linear fashion, the cache is arranged so that it may be addressed using the u and v coordinates. In Figure 5, the logical result of this addressing arrangement is illustrated. That is, the texels are placed in the cache in logical positions which match positions in the texture map. This allows any texel to be addressed using the u and v coordinates provided for each pixel. It should be noted that the arrangement allows cache positions to be maintained for the texels which to the greatest degree possible assures that they are accessed in the same page of memory thereby significantly reducing access time.

This is accomplished by assigning addresses in the cache to provide the logical arrangement shown in Figure 5. Figure 6 illustrates an addressing arrangement which may be used for addressing both linear

memory in which texture maps are stored and the cache 20. When a cache line in the cache 20 is filled, the line is filled linearly. However, the data in that line defines a sequence which is a part of a texture map.

The texels in a linear sequence define a logical arrangement which starts at the upper left box in Figure 5 and proceeds through texels which are positioned in a texture map in the manner illustrated in Figure 5. Thus, a sequence in a line of cache starts at the "0" box which holds a two byte texel and follows a "Z" pattern through the first four positions. These positions store four texels which are arranged logically in a texture map as shown in Figure 5 and provide texels which may define a single set of texture coordinates which position a pixel with reference to the map.

The sequence continues by proceeding to the next group of four boxes in a pattern shown by the larger "Z" in Figure 5. The Z pattern continues through the second set of four boxes and into a third set of four boxes below the first set. The Z pattern continues and continues to widen.

The addressing arrangement shown in Figure 6 provides seventeen address bits which define the position of any texel in linear memory. The exemplary bits of the address under each square allow the 27th texel (marked by "T") to be addressed in a linear memory. The address is determined by programming each texel in a texture map in linear memory to reside at an address determined by the u and v positions of the texture in the texture map. Thus, to assign an address to the texel T lying at the logical intersection of U5 and V3 in Figure 5, the U and V address bits in the address are chosen to indicate "5" and "3." This address arrangement which interleaves U and V bits provides indexing

into the linear memory to access the positions in a two dimensional texture map.

In addition to simply caching texel data, the present invention also prefetches the texel data during the setup process during which the  
5 pixels in a triangle, the depth, color values, and texture coordinates are determined for those pixels. In this manner, texels are already available for all pixels of the entire triangle before any are needed to derive texture values.

In one embodiment, a cache size is selected which is sufficient to hold  
10 the data for two of a large percentage of the typical triangles utilized for rendering a shape to a display. A particular texture cache stores sixty-four texel values in each cache line and has a total of sixty-four cache lines.

In accordance with the present invention, before texels are fetched by the  
15 DMA engine to the cache 20, a test is conducted to determine whether the texels required for the triangle are few enough to fit the space provided in the cache 20. In order to conduct this test, in one embodiment, the setup engine first determines an appropriate scale for a texture map to be used. A particular test utilizes the u and v coordinates  
20 and the x and y screen coordinates furnished for each of the three vertices to determine the maximum and minimum values of texture coordinates and pixels in the triangle. With these ranges, the number of texels which are to be utilized to compute a final texture value for each pixel can be selected to provide an accurate texture value for each  
25 individual pixel in the triangle to be displayed. That is, if four texels are

to be used for determining a final texture value for each pixel using a bilinear interpolation process, then a texture map having a scale providing approximately four texels touching each pixel can be selected. This allows each of the texels surrounding the center of a pixel to be  
5 used in determining a final texture value without the necessity to ignore large numbers of texels covered by the pixel.

The scale of texture map to be used determines whether the texels defining a triangle being described will fit within the cache.

When the scale of the texture map is chosen, the u and v coordinates for  
10 each pixel are similarly scaled to the chosen map. At this point, the maximum and minimum u and v values at the vertices of the triangle are known and determine the number of texels in the triangle. To this value is added a number of texels sufficient to allow accesses of complete cache line to occur. The number of texels to be placed in the cache to provide  
15 textures for a triangle (assuming the storage of complete cache lines) determines whether the texels will fit into the cache 20. In one embodiment, cache lines are accessed in memory by the DMA engine 19 so that a rectangle of texels is actually read from the texture map selected and placed in the cache 20. If the number of texels in the  
20 rectangle selected for a triangle is small enough to fit within one-half of the cache 20, then the texels are prefetched from memory by the DMA engine 19 during the setup process and placed in the cache. If  
25 prefetched in this manner, the cache 20 holds all of the texels necessary to produce final texture values from the texture coordinates produced by the setup engine 17 so that there will be no wait for texels necessary to the final texture value computation for each pixel to be displayed.

If the number of texels required for the triangle is too great to fit within one-half of the cache 20, then the fetch of texels is delayed. Instead, as the texture coordinates for each pixel are generated by the setup engine 17, the texels required (four in one embodiment) are fetched on demand  
5 by the DMA engine 19. These texels are placed in the cache and retained in accordance with a cache replacement policy to be described.

The cache in one embodiment is fully associative. The manner in which texels are replaced within the cache is another feature of the invention.

The texels in the cache are used to determine texture values for the  
10 pixels used to described a triangle. When texels are being prefetched to the cache to be used with a triangle, one type of replacement policy for the cache lines is used. During any period in which a triangle is being written to the frame buffer, the cache lines containing texels which are being used to compute texture values to describe that triangle cannot be  
15 overwritten. Consequently, these caches lines are marked to indicate that they cannot be replaced until the triangle is complete. To

accomplish this, the cache control includes two sets of 64 flags, each set having a bit position for each cache line. When a triangle is not being rendered and texels for a new triangle which fit into one-half the cache  
20 are being placed into the cache, a bit in the first set of flags is set for each cache line filled which has not been used to indicate that the lines cannot be replaced. When the texels for that triangle have been placed in the cache 20, the cache lines and their flags are handed over to the rendering operation. The bits set in the first set of flags are not reset so  
25 long as texture values are being computed for the triangle.

As the texture values are being computed for the first triangle, a second triangle is evaluated to determine if its texels will fit into the remainder of the cache 20. Presuming that the number of texels needed will fit the remaining space when moved to the cache 20 in full cache lines, the  
5 texels for the second triangle are transferred to the cache. However, in order to speed the graphics operation, if a cache line of texels is already in the cache, it need not be transferred in a second time. Instead, the cache controller searches to see if the address of the cache line is in the cache and marks the bit in the second set of flags for that cache line to  
10 indicate that the cache line is to be used for a next triangle and is not to be replaced.

A counter walks through the cache lines as each new cache line of texels is ready to be transferred into the cache so that the particular line is known. If a line of texels is not already in the cache, the controller  
15 searches for the next cache line for which neither flag bit is set. Such a cache line is neither being used to compute texture values for a triangle being rendered nor being saved for a next triangle. In this manner, texels placed in the cache remain in the cache as long as they are needed. Such a replacement policy is essentially "least recently loaded."

20 When texels are being placed in the cache 20 on a demand basis because texels sufficient to generate texture values for a triangle are larger than the room remaining in the cache (one-half of the cache), a different replacement policy is used. It will be recalled that the four positions at which texture values are read are determined from the integral values of  
25 the texture coordinates in a typical bilinear interpolation. Then, the non-integral portion of the texture coordinates are used to weight the four

texture values during the bilinear interpolation process. Thus, in determining texture values across a scan line of a triangle mapped to a particular texture map, as a generality, two texels which are included within the computation of a texture value for a first pixel on a scan line are not used in the computation of the next pixel on the scan line. This same pattern applies as a scan proceeds across the scan line. However, when the next scan line commences, the computation of the first pixel again uses certain (probably two) of the texels used to compute the texture value of the first pixel on the preceding scan line.

In demand mode, two sets of 64 flags are used to indicate that a line of texels in the cache has been used in generating texture values for a scan line of pixels but was not reused in generating a next scan line of pixels. In one embodiment, the bits of the flags for the cache line are set when a new cache line is placed in the cache. Then when a scan line of pixels uses that line of the cache, the flag of the first set is reset for the cache line. If a next scan line completes and a cache line of texels is not used, then both flags are reset for that cache line. If a next scan line completes and a cache line of texels is used, then both flags are set for that cache line. The two reset flags for the cache line indicate that the line of the cache may be replaced in order to provide room for texels to complete the triangle being produced.

Although the present invention has been described in terms of a preferred embodiment, it will be appreciated that various modifications and alterations might be made by those skilled in the art without departing from the spirit and scope of the invention. The invention should therefore be measured in terms of the claims which follow.

What Is Claimed Is:

1     Claim 1.     A computer comprising  
2     a central processing unit;  
3     a bus;  
4     memory; and  
5     a graphics accelerator including:  
6         a texture value generating circuit for pixels describing a triangle,  
7         and  
8         a cache storing texels used in generating texture values.

1     Claim 2.     A computer as claimed in Claim 1 in which the texels for  
2     generating texture values for a complete polygon are prefetched to the  
3     cache during triangle setup.

1     Claim 3.     A computer as claimed in Claim 1 in which in which texels  
2     for generating texture values for a pixel are fetched to the cache on  
3     demand.

1     Claim 4.     A computer as claimed in Claim 1 in which the cache  
2     includes a controller providing a policy for replacing texels in the cache.

1     Claim 5.     A computer as claimed in Claim 1 in which the policy for  
2     replacement of texels depends on whether pixels sufficient to generate  
3     texture values for a polygon fit into the cache.



1 Claim 6. A computer as claimed in Claim 1 in which the policy for  
2 replacement of texels depends on whether texels have been used in  
3 generating texture values for a last scan line of pixels.

1 Claim 7. A method for generating texture values for pixels defining a  
2 polygon to be displayed by a computer output device comprising the  
3 steps of:

4 determining pixels defining a polygon,

5 generating texture coordinates for each pixel defining a polygon,

6 caching texels to be used in generating texture values for each pixel  
7 defining a polygon, and

8 generating texture values for each pixel defining a polygon using texels  
9 which have been cached.

1 Claim 8. A method as claimed in Claim 7 further comprising retaining  
2 texels which have been cached until no longer needed for polygons for  
3 which pixels have been determined.

1 Claim 9. A method as claimed in Claim 7 further comprising replacing  
2 texels which have been cached when no longer needed for polygons for  
3 which pixels have been determined.

1 Claim 10. A method as claimed in Claim 7 in which the step of caching  
2 texels to be used in generating texture values for each pixel defining a  
3 polygon includes prefetching all texels required to generate texture  
4 values for a polygon.

1      Claim 12.    A graphics accelerator comprising:

2 a texture coordinate generating circuit,

3 a circuit responsive to pixel texture coordinates to select texels and  
4 generate therefrom a texture value for any pixel the color of which is to  
5 be modified by a texture, and

6     a texel cache for texels used by the circuit to generate a texture value for  
7     any pixel.

1     Claim 13.    A graphics accelerator as claimed in Claim 12 in which the  
2     texel cache for texels used by the circuit to generate a texture value for  
3     any pixel further comprises a control circuit for placing texels in the  
4     cache.

1 Claim 14. A graphics accelerator as claimed in Claim 13 in which the  
2 control circuit prefetches texels to the cache for a complete polygon.

1     Claim 15. A graphics accelerator as claimed in Claim 13 in which the  
2     control circuit fetches texels to the cache as needed for pixels.

1 Claim 16. A graphics accelerator as claimed in Claim 13 in which the  
2 control circuit provides a policy for replacing texels in the cache.

1 Claim 17. A graphics accelerator as claimed in Claim 16 in which the  
2 policy for replacement of texels depends on whether texels sufficient to  
3 generate texture values for a polygon fit into the cache.

1 Claim 18. A graphics accelerator as claimed in Claim 16 in which the  
2 policy for replacement of texels depends on whether texels have been  
3 used in generating texture values for a last scan line of pixels.

Abstract of the Disclosure:

A method and apparatus which includes a graphics accelerator, circuitry responsive to pixel texture coordinates to select texels and generate therefrom a texture value for any pixel the color of which is to be

- 5 modified by a texture, and a cache for texels for use by the circuitry to generate texture value for any pixel.




Figure 1




Figure 2




Figure 3




Figure 4





DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

TEXTURE CACHE FOR A COMPUTER GRAPHICS ACCELERATOR

the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby appoint Stephen L. King, Reg. No. 19,180; with offices located at 30 Sweetbay Road, Rancho Palos Verdes, California 90275, telephone (310) 377-5073, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Curtis Priem

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Fremont, California Citizenship U.S.A.  
(City, State) (Country)

Post Office Address 4052 Kettering Terrace  
Fremont, California 94536

Full Name of Second/Joint Inventor Gopal Solanki

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence San Jose, California Citizenship U.S.A.  
(City, State) (Country)

Post Office Address 3146 Whitby Court  
San Jose, California 95148

Full Name of Third/Joint Inventor David Kirk

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence San Francisco, California Citizenship U.S.A.  
(City, State) (Country)

Post Office Address 2965 Broderick Street  
Fremont, California 94123

Applicant or Patentee: NVIDIA CORPORATION Attorney's  
Serial or Patent No.: \_\_\_\_\_ Docket No. NV30  
Filed or Issued: \_\_\_\_\_

For: TEXTURE CACHE FOR A COMPUTER GRAPHICS ACCELERATOR

VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY STATUS

37 CFR 1.9 (f) and 1.27(c) - - SMALL BUSINESS CONCERN

I hereby declare that I am an official of the small business concern empowered to act on behalf of the concern identified below:

NAME OF CONCERN: NVIDIA CORPORATION

ADDRESS OF CONCERN: 1226 TIROS WAY, SUNNYVALE, CALIFORNIA 94086

I hereby declare that the above identified small business concern qualifies as a small business concern as defined in 13 CFR 121.3-18, and reproduced in 37 CFR 1.9(d), for purposes of paying reduced fees under Section 41(a) and (b) of Title 35, United States Code, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.

I hereby certify that to the best of my knowledge and belief rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention entitled TEXTURE CACHE FOR A COMPUTER GRAPHICS ACCELERATOR

by inventor(s) CURTIS PRIEM, GOPAL SOLANKI, and DAVID KIRK  
described in

[ X ] the specification being filed herewith  
[ \_\_\_\_\_ ] application serial no. \_\_\_\_\_, filed \_\_\_\_\_  
[ \_\_\_\_\_ ] patent no. \_\_\_\_\_, issued \_\_\_\_\_

**and I have reviewed the document that evidences the conveyance of those rights.** That document

[ X ] is being filed herewith.  
[ \_\_\_\_\_ ] was recorded in the Patent and Trademark Office on \_\_\_\_\_, 19 \_\_\_\_  
at reel \_\_\_\_\_ and frame \_\_\_\_\_.

If the rights held by the above-identified small business concern are not exclusive, each individual, concern or organization having rights to the invention is listed below and **no rights to the invention are held by any person, other than the inventor, who could not qualify as a small business concern under 37 CFR 1.9(d) or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d) or a non-profit organization under 37 CFR 1.9(e).**

NOTE: Separate verified statements are required from each named person, concern or organization having rights to the invention averring to their status as small entities. (37 CFR 1.27)

NAME: \_\_\_\_\_

ADDRESS: \_\_\_\_\_

[ ☐ ] Individual [ ☐ ] Small Business Concern [ ☐ ] Non-Profit Organization

NAME: \_\_\_\_\_

ADDRESS: \_\_\_\_\_

[ ☐ ] Individual [ ☐ ] Small Business Concern [ ☐ ] Non-Profit Organization

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

NAME OF PERSON SIGNING: CURTIS PRIEM

TITLE OF PERSON OTHER THAN OWNER: CTO

ADDRESS OF PERSON SIGNING: 1226 TIROS WAY, SUNNYVALE, CALIFORNIA 94086

SIGNATURE: *Curtis Priem* DATE: 4-3-98